

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as needed)	Complete if Known	
	Application Number	09/873,557
	Filing Date	June 4, 2001
	First Named Inventor	Pangal, Amaresh
	Group Art Unit	2124
	Examiner Name	Do, Chat
Sheet 1 of 1		Attorney Docket No: 884.400US1

US PATENT DOCUMENTS				
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate
CD	US20040225703A1	11/11/2004	Pangal, A.	06/14/2004
CD	US-5,978,827	11/02/1999	Ichikawa, T	04/10/1996
CD	US-5,993,051	11/30/1999	Jiang, S. , et al.	11/18/1996
CD	US-6,018,756	01/25/2000	Wolrich, G. M., et al.	03/13/1998
CD	US-6,175,851	01/16/2001	lourcha, K. I., et al.	02/06/1998
CD	US-6,360,189	03/19/2002	Hinds, C. N., et al.	08/31/1998
CD	US-6,397,239	05/28/2002	Oberman, S. F., et al.	02/06/2001
CD	US-6,397,240	05/28/2002	Fernando, J S., et al.	02/18/1999
CD	US-6,480,872	11/12/2002	Choquette, J. H.	01/21/1999
CD	US-6,529,928	03/04/2003	Resnick, D. R., et al.	03/23/1999
CD	US-6,571,267	05/27/2003	Yoshioka, S.	03/09/2000
CD	US-6,578,060	06/10/2003	Chen, A. , et al.	03/24/1999
CD	US-6,578,063	06/10/2003	Kojima, N , et al.	06/01/2000
CD	US-6,584,485	06/24/2003	Aoki, N , et al.	04/14/2000

EXAMINER



DATE CONSIDERED

03/29/05



BEST AVAILABLE COPY

COPY

Form 1449*	Atty. Docket No.: 884.400US1	Serial No. <u>Unknown</u> 09/873557
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Amaresh Pangal et al.	
	Filing Date: Herewith	Group: <u>Unknown</u>

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
CD	5,764,089	06/09/1998	Partovi, H., et al.	327	200	08/30/96
CD	5,898,330	04/27/1999	Klass, E.P.	327	210	06/03/97
CD	5,900,759	05/04/1999	Tam, K.W.	327	201	06/26/97

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No
------------------	-----------------	------	---------	-------	----------	--------------------

OTHER DOCUMENTS

(Including Author, Title, Date, Pertinent Pages, Etc.)

Examiner Initial	
CD	Beaumont-Smith, A., et al., "Reduced Latency IEEE Floating-Point Standard Adder Architectures", <u>Proceedings of the 14th IEEE Symposium on Computer Arithmetic</u> , 8 pgs., (1998)
CD	Even, G., et al., "On the Design of IEEE Compliant Floating Point Units", <u>IEEE Transactions on Computers</u> , Vol. 49, 398-413, (May 2000)
CD	Goto, G., et al., "A 54 X 54-b Regularly Structured Tree Multiplier", <u>IEEE Journal of Solid-State Circuits</u> , Vol. 27, 1229-1236, (Sept. 1992)
CD	Ide, N., et al., "2.44-GFLOPS 300-MHz Floating-Point Vector-Processing Unit for High-Performance 3-D Graphics Computing", <u>IEEE Journal of Solid-State Circuits</u> , Vol. 35, 1025-1033, (July 2000)
CD	Klass, P., "Semi-Dynamic and Dynamic Flip-Flops with Embedded Logic", <u>Proceedings of the Symposium on VLSI Circuits, Digest of Technical Papers</u> , Honolulu, HI, IEEE Circuits Soc. Japan Soc. Appl. Phys. Inst. Electron., Inf. & Commun. Eng. Japan, pp. 108-9, (1998)
CD	Lee, K.T., et al., "1 GHz Leading Zero Anticipator Using Independent Sign-Bit Determination Logic", <u>2000 Symposium on VLSI Circuits Digest of Technical Papers</u> , 194-195, (2000)
CD	Partovi, H., et al., "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements", <u>Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers and Slide Supplement</u> , NexGen Inc., Milpitas, CA, 40 pgs., (1996)

Examiner

Date Considered

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.